Large offshore wind farms will require an extensive sub-sea power network to provide internal interconnection. Present solutions are based around conventional medium-voltage AC architectures. This paper proposes an alternative DC collection network based around modular DC/DC converters with input-parallel-output-series (IPOS) connection. Smallsignal analysis of the converter is presented, to assist in control scheme development for the converter input and output stages. A Lyapunov controller is embedded within the conventional output voltage sharing control loop. A masterslave control scheme is proposed to ensure power sharing under a range of operating conditions, and provides faulttolerant operation since the status of 'master' can be reallocated in the event that the present 'master' module fails.
Introduction
In comparison with an AC network, a DC collection grid offers a number of potential benefits. The use of DC can better utilise the cable voltage rating and eliminates the charging current associated with long AC cables. These issues may become of increasing importance as the capacity and area of offshore wind farms increase. A medium-voltage DC collection grid also has the potential to reduce losses through the use of medium-voltage converters and better optimisation of conversion stages [1] . Additionally, a DC collection grid may reduce the size and weight of the required plant and power units [1] . Present offshore farms connect to conventional 50 or 60Hz AC systems by employing mainsfrequency transformers to step up the generator output voltage to collection network voltage levels. Advances in DC/DC converters, particularly High-Frequency (HF) technologies [2, 3] , allow the heavy line-frequency transformer in an AC grid to be replaced by a high-or medium-frequency transformer, leading to significant weight and size savings. Fig.1 illustrates AC and DC options for the collection grid. In a DC collection grid, each individual wind turbine outputs DC from a fully rated DC/DC converter that replaces the conventional DC/AC stage of the back-to-back converter. Currently, there is uncertainty regarding the architectures and control approaches that enable this high-capacity DC/DC power conversion. One possible solution is to use modular multilevel DC/DC converter (MMC) technology which has been widely studied for HVDC and MVDC [4, 5] . Modular multilevel approaches to high-voltage conversion have achieved significant gains in HVDC applications. The effectiveness of such techniques is, however, limited in DC/DC applications [4, 5] . Instead, a more compact and lighter design that uses a few modules arranged in a parallelseries topology could provide a replacement for a conventional single converter that uses high-voltage valves comprising several series-connected switching devices to enable operation at medium-voltage. In contrast to the topology where a single converter is managing all the power, in IPOS connected-converter the power is equally shared by all the modules. The proposed converter has an input parallel connection to provide current sharing, with each module being subjected to reduced current stress. This, in turn, simplifies converter design and manufacture. The series connection of the high-voltage side supports the collection network voltage. The modularity feature allows distribution of power management requirement among multiple modules. The modular architecture offers other advantages such as internal fault tolerance, as a result of (n+k) designed redundancy, and reduced filter size resulting from interleaved control [13] [14] [15] [16] .
Currently, the open literature contains few publications in the field of the IPOS converter and its control strategy. Normally, the average active sharing method or the master-slave active sharing method is chosen to solve the power sharing issue under any steady-state condition with mismatched components among the modules, and other challenging conditions such as inconformity of the transfer function, switching delay and discontinuity caused by the switching time delay, and input voltage disturbance [6] . In the masterslave control method, the master module is responsible for load regulation whilst the slaves ensure equal current and voltage sharing among the modules. Compared to the average active sharing method, fault-ride-through under module failure may be achieved more simply using master-slave control, with input current and output voltage being evenly shared among the remaining healthy modules. For existing control schemes, fault detection and protection methods for input-parallel-output-series connected DC/DC converters are not reported in the literature.
This study presents a control strategy based on a 'masterslave' scheme that enables power sharing between modules in an IPOS DC/DC converter under any steady-state condition where there is mismatch between module components, and which achieves ride-through of internal faults such as module failure. The proposed control scheme avoids the problems associated with ensuring (n+1) redundancy in the event of a fault in the master module that are characteristic of fixed 'master-slave' control schemes.
The paper is organised as follows: Controller design for an IPOS connected system with a full-bridge (FB) DC/DC converter is presented in Section 2. The response of the control system to abnormal fault conditions is also analysed, and a fault detection and protection scheme is proposed and presented. Section 3 presents the simulation results and the conclusions are presented in Section 4.
Control Theory

Small-Signal Modelling of an IPOS-Connected DC/DC Converter
The efficiency of each module is assumed to be 100% and there are n modules in total. The relationship between input and output power can be obtained for each module: 
It should be noted that input current sharing (ICS) is automatically achieved as long as OVS is achieved. Alternatively, if all modules share the same input current, then output voltage sharing is also achieved. In this study, OVS is applied to achieve power balancing.
The small-signal equivalent circuit of two IPOS connected PS-FB converters, shown in Fig.3 , is given as an example, where k 1 and k 2 are the transformer turn ratios, L r is the transformer leakage inductance, D e is effective duty ratio per module [7] , L f1 , L f2 , C f1 and C f2 are filter inductances and capacitances for modules 1 and 2 respectively, input voltage perturbation is represented by ∆v in , input current perturbations for the two modules are ∆i in1 and ∆i in2 respectively, filter inductor current and capacitor voltage perturbations are represented by ∆i lf1 , ∆i lf2 , ∆v o1 , ∆v o2 respectively, ∆d 1 and ∆d 2 are duty ratio perturbations, and ∆d v1 , ∆d v2 , ∆d i1 and ∆d i2 respectively represent duty ratio perturbations due to input voltage and output current, and are defined in (3) [7] . 
It is assumed that two modules have the same effective duty ratio, transformer turns ratios, and capacitor and inductor values, i.e. Fig.3 , equations (4) can be obtained:
Module voltage perturbations can be obtained as (5) which can be rewritten as (6):
Based on (6), the transfer function between module voltages and currents can be obtained in matrix form (7): 11 12
where: 
Addition of the first two equations in (4) gives:
Assuming that ∆v in =0, and ∆d k =0 (k=1,2 and k≠j), and substituting (5) into (9), the relationship between load voltage and duty ratio is obtained as (10):
From (10), the control-to-output current ratio can be obtained as (11) , by assuming ∆v in =0, and ∆d k =0 (k=1,2 and k≠j):
The load disturbance is measured by its effect on the load voltage, as shown in (12): 
Substituting (3) and (6) into (4), assuming ∆v in =0, yields (13):
Rearranging (13), the relationship between duty ratio and inductor current can be represented as (14):
Hence, the transfer function between module output voltage and duty ratio is given by: 
The transfer functions of the IPOS DC/DC converter derived in this section will be used in later to facilitate control design.
Lyapunov Closed-Loop Design for Output Voltage
From (10), the linear PI output voltage closed-loop controller is shown in Fig.4 , and is based on a small-signal model which uses linearised large-signal state-space models around an equilibrium point to enable closed-loop design [8] .
Fig.4 PI output voltage closed-loop controller
However, compared to a linear control technique such as PI control, some non-linear techniques can provide an improved transient response which is robust to load, input and parameter variations [9] . Most of the non-linear control laws are complex, which makes it difficult to apply, but the linearisation schemes have the advantage of reducing the converter model to an equivalent output filter model which significantly simplifies the robust control design process.
A linearised control scheme for a single DC/DC converter, and a novel reduced equivalent model of the IPOS DC/DC converter incorporating closed-loop output voltage control are presented in Fig.5 [10] and Fig.6 respectively. These provide a linear representation of converter behaviour under largesignal variation which is suitable for faster control response and estimation of the converter state variables. 
which leads to
To control the IPOS DC/DC converter output voltage, the output voltage error signal (20) is required [10] :
In (21) it is assumed that v(x) is the first order control Lyapunov function and that α is proportionality constant:
According to Lyapunov's second condition, the derivative of v is negative, where β is a strictly positive proportionality constant. 
Substituting this result into (17) and (18) yields (25):
It can be seen from (25) that the first and second terms represent a PD controller and will eventually decay to 0 as the system converges to the output voltage reference value. v o is a feed-forward term to speed start-up and to help stabilise the controller. Therefore, (25) can be rewritten as (26):
The transfer function between the output voltage and the adjusted output from the load voltage controller can be obtained from Fig.6 :
Thus, the closed-loop output voltage controller obtained using the Lyapunov approach is shown in Fig.7 . 
By designing the damping ratio and natural frequency from the system characteristic equation, the required closed-loop performance can be achieved. With the design specifications of 5% overshoot and 4ms settling time, the system root locus plot is given in Fig.8 . Fig.9 shows that the system bandwidth achieved using PI control is 1.29kHz, whilst that achieved using the Lyapunov controller is 2.39kHz and results in superior dynamic performance and disturbance rejection capability. Therefore, the control scheme requires one master module using Lyapunov control which produces the main control signal ∆i (current command) to track the output voltage reference, and (n-1) slave modules which produce the voltage balancing current reference quantities ∆i i (i=1,2,…,n-1). In this case,  produced by all of the slave modules is subtracted from the current reference for the master module (the n th module in Fig.2) , and ∆i is added to the current reference of each slave module ∆i i (i=1,2,…,n-1). A third current control loop is added to guarantee current performance and the control scheme adjusts the system using individual inner current controllers, which are designed according to (14), for each module. The resulting control structure is shown in Fig.10 . 
Fault Detection and Protection Issues
The multi-module DC/DC converter has internal fault management capability, in that faulty modules may be bypassed in order to allow continued system operation without any performance degradation. Such a feature is normally achievable by incorporating redundant modules to allow re-configuration of the power circuit and bypassing of the faulty modules. The modularity feature allows (n+k) redundancy, where n is the number of modules required to ensure that each module operates within its voltage rating, and k is the number of redundant modules that can be used to replace k faulty modules and maintain an uninterrupted operation. (n+1) redundancy is introduced in this circuit.
The modular structure facilitates location of the faulty module. The failure of one module is, in this case, detected by 6 monitoring whether or not its output voltage and current fall outside predefined limits, e.g. [0.2V o <V oi <0.3V o ] (i=1,2,…,4) for a 4-module converter. The faulty module is then isolated by blocking its front-end pulse width modulated H-bridge converter and bypassing its output diode bridge using a combination of a bypass switch and a bleed resistor to dissipate the energy stored in the filter capacitor. Any module can be operated in either an active state or a blocked state. If any slave unit fails, the system will locate the fault, bypass the faulty module and remain operational by simply changing the voltage reference to the slaves. For example, in a healthy n-module converter, the voltage reference for all slave modules is V o /n, but if one module fails, the reference would become V o /(n-1). The operation of the slaves is, however, dependent upon the master module control signals, i.e. if the master module malfunctions the overall system may fail [11] . In the previous case where a specific module is designated as 'master' under all conditions, the system will have a decreased reliability and modularity caused by a faulted master control module. In order to avoid system collapse, a 'non-dedicated master' approach is proposed, which enables the role of 'master' to be allocated to another healthy module in the event that the original master module fails. Because each module has the ability to becoming a master if required, any module may malfunction without further affecting the operation of the whole system.
Detailed description of the control is given as follows. For an n-module converter, the system assigns each module with a specific numerical identifier (between 1 and n). The control system then assigns the status signal '0' to module '1', designating it as master, and status signal '1' to the remaining modules, thereby identifying them as the slaves. The fault detection and protection function is actived when a module's output voltage or current falls outside predefined limits. If the module with status signal '1', i.e. a slave module, fails the voltage reference for the slave modules is updated to V o /(n-1). The role of 'master' is fixed to the designated module. When a failure of the master module occurs, module '2' becomes the new master and the voltage reference for the slave modules is updated. Meanwhile, the system immediately isolates the faulted previous 'master' module. The failure flow graph for a 4-module converter is shown in Fig.11 .
Simulation Results
In order to evaluate the proposed control scheme for the IPOS DC/DC converter, a system (shown in Fig.12 ) consisting of a generator, a fully-rated uncontrolled rectifier and an IPOS DC/DC converter with rated output power of 5MW, is simulated. Generator output voltage is 2500V at 50Hz, the high-frequency transformer operates at 5kHz and has a turns ratio of 2500:8250V, and the load voltage is maintained at 33kV. Module 1 is initially chosen as the master module. To test the effectiveness of the power balancing function, mismatches of +10% in transformer turns ratio of Module 1 and +10% in the output filter capacitor of Module 2 are introduced. Meanwhile, a permanent short-circuit fault is applied at the output terminals of Module 1 at t=50ms. 
Conclusions
A 'master-slave' control strategy for IPOS DC/DC converters facilitates power sharing with mismatched components among the modules is proposed. The previous fixed 'masterslave' scheme can respond appropriately to slave module faults only, necessitating development of an enhanced controller based on the concept of the 'non-dedicated master' that permits arbitrary reallocation of the role of 'master' to another healthy module. The system has been verified through simulation of a fully-rated wind turbine module and the proposed control strategy can be extended to converters composed from any number of modules. The results show that the system exploits true (n+1) redundancy in the event that the master module is faulted. (EP/K035096/1). 
